Regviz

Silicon Labs /EFR32ZG23A020F512GM40 /MODEM_NS /ANARAMPCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ANARAMPCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32FG23B010F512IM40/MODEM_NS/ANARAMPCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ANARAMPEN)ANARAMPEN 0 (RAMPOVREN)RAMPOVREN 0 (RAMPOVRUPD)RAMPOVRUPD 0ANARAMPLUTODEV 0 (OFF)VMIDCTRL 0 (TIME0US)MUTEDLY

VMIDCTRL=OFF, MUTEDLY=TIME0US

Description

No Description

Fields

ANARAMPEN

PA Analog Ramp Enable
RAMPOVREN

PA Analog Ramp Override
RAMPOVRUPD

PA Analog Ramp Override Update Pulse
ANARAMPLUTODEV

Analog Ramp LUT ODEV switch over
VMIDCTRL

PA Analog Ramp VMID control

0 (OFF): en_xdrv_vmid always off

1 (MID): en_xdrv_vmid ramp_drv threshold set to midscale

2 (HIGH): en_xdrv_vmid ramp_drv threshold set to highest level

3 (ON): en_xdrv_vmid always on
MUTEDLY

PA Analog Ramp mute delay

0 (TIME0US): Mute to ramp drv/odev delay set to 0us

1 (TIME0P5US): Mute to ramp drv/odev delay set to 0.5us

2 (TIME0P25US): Mute to ramp drv/odev delay set to 0.25us

3 (NOTUSED): Unused Mute to ramp drv/odev delay value

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data